Murata Manufacturing Co., Ltd.
Technical Director, NPI Packaging Technology and Assembly Engineering
Murata Manufacturing Co., Ltd., San Diego, California, United States, 92189
Technical Director, NPI Packaging Technology and Assembly Engineering
Location: San Diego, CA, US
pSemi Corporation is a Murata company driving semiconductor integration. pSemi builds on Peregrine Semiconductor’s 30‑year legacy of technology advancements and strong IP portfolio but with a new mission—to enhance Murata’s world‑class capabilities with high‑performance semiconductors. With a strong foundation in RF integration, pSemi’s product portfolio now spans power management, connected sensors, optical transceivers, antenna tuning and RF frontends. These intelligent and efficient semiconductors enable advanced modules for smartphones, base stations, personal computers, electric vehicles, data centers, IoT devices and healthcare. From headquarters in San Diego and offices around the world, pSemi’s team explores new ways to make electronics for the connected world smaller, thinner, faster and better.
Job Summary
The Technical Director, NPI Packaging Technology and Assembly Engineering will lead a small but broad team of engineers and work with RFIC design teams to develop, design, and implement pSemi world‑wide packaging, assembly, and prototype manufacturing processes. Additional responsibilities include competitive benchmarking, technology roadmap generation, feasibility studies, packaging cost analysis, risk assessment, product packaging specification for pSemi NPI projects, and PCB layout. This person will work hand in hand with RFIC design teams and the operations group to bring cutting edge wireless products to market. This position will report directly to the Sr. Director, RFFE Product engineering.
This position has responsibility for:
Lead and manage small teams of packaging and layout engineers
Develop a package and assembly roadmap to meet pSemi business unit goals in collaboration with the operations packaging team
Lead and collaborate with Design & Operations to develop differentiating packaging standards and flows
Work closely with the IC design teams on pSemi NPI project package technology, package design, and package selection
Work with the EM and layout teams to enable standards and drive best practices across the company
Work collaboratively as required with Operations for vendor & technology selection, cost analysis, qualification, production ramp, and RMA investigation of bumped and packaged products manufactured at pSemi off‑shore assembly subcontractors
Advise management on roadmap for new suppliers to meet pSemi Business Unit and Operations team goals
Drive continuous improvement in design for cost and more aggressive design rule implementation
Participate in technical audits of vendors and subcontractors in collaboration with Operations
Minimum Qualifications (Experience and Skills)
Minimum of 15 years of experience in semiconductor packaging and assembly process development
8 years of management experience
Strong written and verbal communication skills
Ability to manage multiple complex, high visibility projects in parallel
Expertise with assembly process development, characterization and qualification for advanced high volume manufacturing processes
Experience with wafer bumping, singulation, wirebond and flip chip assembly, organic laminate and ceramic substrate technology, Wafer Level CSP (WLCSP), System in Package (SIP), embedded die technology, and lead frame packaging
Experience with package design tools such as Autocad, Cadence Allegro / APD, Zuken
Experience generating assembly and package drawings for vendors, customers, and data sheets
Knowledgeable about package electrical / thermal / stress modeling and characterization
Knowledgeable about RF and power dissipation as it relates to packaging requirements
Experience generating customer application notes and supporting RMA investigations
Preferred Qualifications
Strong working knowledge and experience working with Asian subcontract bump and assembly suppliers
Familiarity with EM concepts and techniques for optimizing impedances, ground inductances, and isolation
Familiarity with EMI concepts and modeling techniques
Demonstrated ability to use statistical analysis tools (such as JMP) and concepts, including proficiency in formal Design of Experiment methodology applied to process development
Education Requirements
Bachelor’s degree in Mechanical, Chemical, Electrical Engineering, Materials Science or Physics
This job operates in a professional office environment. This role routinely uses standard office equipment.
Physical Demands
The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job. While performing the duties of this job, the employee is regularly required to talk or hear. The employee frequently is required to stand; walk; use hands to finger, handle or feel; and reach with hands and arms. Specific vision abilities required by this job include close vision, distance vision, color vision, peripheral vision, depth perception and ability to adjust focus. This position requires the ability to occasionally lift office products and supplies, up to 20 pounds.
USD 187,468.00 - 257,768.50 per year
pSemi Corporation supports a diverse workforce and is committed to a policy of equal employment opportunity for applicants and employees. pSemi does not discriminate on the basis of age, race, color, religion (including religious dress and grooming practices), sex/gender (including pregnancy, childbirth, or related medical conditions or breastfeeding), gender identity, gender expression, genetic information, national origin (including language use restrictions and possession of a driver’s license issued under Vehicle Code section 12801.9), ancestry, physical or mental disability, legally-protected medical condition, military or veteran status (including “protected veterans” under applicable affirmative action laws), marital status, sexual orientation, or any other basis protected by local, state or federal laws applicable to the Company. pSemi also prohibits discrimination based on the perception that an employee or applicant has any of those characteristics, or is associated with a person who has or is perceived as having any of those characteristics.
>Note: The Peregrine Semiconductor name, Peregrine Semiconductor logoand UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP andDuNE are trademarks of pSemi Corporation in the U.S. and other countries. All other trademarks are the property of their respective companies. pSemi products are protected under one or more of the following U.S. Patents: http://patents.psemi.com #J-18808-Ljbffr
pSemi Corporation is a Murata company driving semiconductor integration. pSemi builds on Peregrine Semiconductor’s 30‑year legacy of technology advancements and strong IP portfolio but with a new mission—to enhance Murata’s world‑class capabilities with high‑performance semiconductors. With a strong foundation in RF integration, pSemi’s product portfolio now spans power management, connected sensors, optical transceivers, antenna tuning and RF frontends. These intelligent and efficient semiconductors enable advanced modules for smartphones, base stations, personal computers, electric vehicles, data centers, IoT devices and healthcare. From headquarters in San Diego and offices around the world, pSemi’s team explores new ways to make electronics for the connected world smaller, thinner, faster and better.
Job Summary
The Technical Director, NPI Packaging Technology and Assembly Engineering will lead a small but broad team of engineers and work with RFIC design teams to develop, design, and implement pSemi world‑wide packaging, assembly, and prototype manufacturing processes. Additional responsibilities include competitive benchmarking, technology roadmap generation, feasibility studies, packaging cost analysis, risk assessment, product packaging specification for pSemi NPI projects, and PCB layout. This person will work hand in hand with RFIC design teams and the operations group to bring cutting edge wireless products to market. This position will report directly to the Sr. Director, RFFE Product engineering.
This position has responsibility for:
Lead and manage small teams of packaging and layout engineers
Develop a package and assembly roadmap to meet pSemi business unit goals in collaboration with the operations packaging team
Lead and collaborate with Design & Operations to develop differentiating packaging standards and flows
Work closely with the IC design teams on pSemi NPI project package technology, package design, and package selection
Work with the EM and layout teams to enable standards and drive best practices across the company
Work collaboratively as required with Operations for vendor & technology selection, cost analysis, qualification, production ramp, and RMA investigation of bumped and packaged products manufactured at pSemi off‑shore assembly subcontractors
Advise management on roadmap for new suppliers to meet pSemi Business Unit and Operations team goals
Drive continuous improvement in design for cost and more aggressive design rule implementation
Participate in technical audits of vendors and subcontractors in collaboration with Operations
Minimum Qualifications (Experience and Skills)
Minimum of 15 years of experience in semiconductor packaging and assembly process development
8 years of management experience
Strong written and verbal communication skills
Ability to manage multiple complex, high visibility projects in parallel
Expertise with assembly process development, characterization and qualification for advanced high volume manufacturing processes
Experience with wafer bumping, singulation, wirebond and flip chip assembly, organic laminate and ceramic substrate technology, Wafer Level CSP (WLCSP), System in Package (SIP), embedded die technology, and lead frame packaging
Experience with package design tools such as Autocad, Cadence Allegro / APD, Zuken
Experience generating assembly and package drawings for vendors, customers, and data sheets
Knowledgeable about package electrical / thermal / stress modeling and characterization
Knowledgeable about RF and power dissipation as it relates to packaging requirements
Experience generating customer application notes and supporting RMA investigations
Preferred Qualifications
Strong working knowledge and experience working with Asian subcontract bump and assembly suppliers
Familiarity with EM concepts and techniques for optimizing impedances, ground inductances, and isolation
Familiarity with EMI concepts and modeling techniques
Demonstrated ability to use statistical analysis tools (such as JMP) and concepts, including proficiency in formal Design of Experiment methodology applied to process development
Education Requirements
Bachelor’s degree in Mechanical, Chemical, Electrical Engineering, Materials Science or Physics
This job operates in a professional office environment. This role routinely uses standard office equipment.
Physical Demands
The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job. While performing the duties of this job, the employee is regularly required to talk or hear. The employee frequently is required to stand; walk; use hands to finger, handle or feel; and reach with hands and arms. Specific vision abilities required by this job include close vision, distance vision, color vision, peripheral vision, depth perception and ability to adjust focus. This position requires the ability to occasionally lift office products and supplies, up to 20 pounds.
USD 187,468.00 - 257,768.50 per year
pSemi Corporation supports a diverse workforce and is committed to a policy of equal employment opportunity for applicants and employees. pSemi does not discriminate on the basis of age, race, color, religion (including religious dress and grooming practices), sex/gender (including pregnancy, childbirth, or related medical conditions or breastfeeding), gender identity, gender expression, genetic information, national origin (including language use restrictions and possession of a driver’s license issued under Vehicle Code section 12801.9), ancestry, physical or mental disability, legally-protected medical condition, military or veteran status (including “protected veterans” under applicable affirmative action laws), marital status, sexual orientation, or any other basis protected by local, state or federal laws applicable to the Company. pSemi also prohibits discrimination based on the perception that an employee or applicant has any of those characteristics, or is associated with a person who has or is perceived as having any of those characteristics.
>Note: The Peregrine Semiconductor name, Peregrine Semiconductor logoand UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP andDuNE are trademarks of pSemi Corporation in the U.S. and other countries. All other trademarks are the property of their respective companies. pSemi products are protected under one or more of the following U.S. Patents: http://patents.psemi.com #J-18808-Ljbffr