Senior SerDes Analog Design Lead

A global technology leader is seeking an experienced engineer based in San Jose to design and validate circuits for high-speed interconnects. In this role, you will define architecture, supervise design teams, and ensure project success through silicon validation. Candidates should possess extensive experience in analog circuit design, familiarity with Serdes architecture, and proficiency with EDA tools. This position offers a competitive salary range between $189,000 and $301,000 plus many employee benefits aimed at promoting wellness and work-life balance.
#J-18808-Ljbffr