Logo
job logo

Principal Layout Designer, AI-Optimized Memory

Micron Technology, Richardson, TX, United States


Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate, and advance faster than ever.

Interested in changing the landscape of artificial intelligence workloads? Join our team where we are building next-generation, high-performance memory solutions for AI. In Micron's AI-optimized Memory Architecture organization, we partner closely with customers to design and deliver memory solutions purpose‑built for emerging AI systems and applications.

As a Principal Layout Designer in the AI‑optimized Architecture team, you will drive DRAM layout activities for tightly coupled, high‑performance memory for AI workloads. Apply expert knowledge to deliver high‑quality layout designs across analog, mixed‑signal, and custom digital domains in collaboration with peer architecture, design, and packaging teams. Drive layout designs for early architecture concepts to demonstrate feasibility and identify optimizations.

What you'll do

Design and develop critical analog, mixed‑signal, and custom digital blocks.

Drive exploratory layout process for next‑generation architectures, including floor planning, placement, and routing.

Integrate full chip designs and perform layout verification (LVS, DRC), quality checks, and documentation.

Collaborate and communicate across domains, including signal integrity, architecture, design, and advanced packaging, to ensure successful architecture exploration.

What we're looking for

Minimum 6 years of experience with a Bachelor's or Master's in Computer Science, Computer Engineering, Electrical Engineering, or equivalent experience.

Extensive hands‑on layout experience with critical DRAM blocks and full designs.

Experience with Cadence VLE/VXL and Mentor Graphics Calibre DRC/LVS.

Solid understanding of layout impacts: speed, capacitance, power, and area.

Strong understanding of analog layout fundamentals: matching, electromigration, latch‑up, coupling, crosstalk, IR‑drop, and parasitic effects.

What sets candidates apart

10+ years of experience in analog and custom layout designs.

Demonstrated layout ability with advanced CMOS processes across technology nodes (e.g., FinFET).

Excellent communication and communication skills.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Right to work: click here.

Micron benefits information available at micron.com/careers/benefits.

Micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1‑800‑336‑8918 (select option #3).

#J-18808-Ljbffr