Digital Design Manager – PCIe/CXL Front-End Lead

Astera Labs in San Jose, CA seeks a Senior Manager/Manager, Digital Design to lead front-end digital design for high-performance PCIe and CXL devices that enable reliable rack-scale AI infrastructure. You will guide projects from requirements through RTL development, verification, physical design, tap-out, and shipment, ensuring performance, quality, and on-time delivery.
This role offers the opportunity to build scalable design practices at a hyper-growth company and to deliver silicon that

#J-18808-Ljbffr