Job Description
Join our world-class Analog & Mixed‑Signal Design team developing next-generation high‑speed SerDes products in the Physical Layer Products (PLP) Division. You will design, implement, and verify advanced analog & mixed‑signal circuits that enable cutting‑edge electrical and optical I/O links powering today’s AI compute workloads and hyperscale data‑center networks.
Job Responsibilities
Design and implement analog/mixed‑signal circuits in advanced CMOS technology for integration in system‑on‑chip products.
Understand how circuits work, develop and improve new and existing circuit solutions, simulate circuits, and present and receive technical feedback at reviews.
Characterize and debug analog designs for manufacturability: develop circuit test plans, perform testing (individually or with the DVT group).
Support system and field applications engineers by answering internal and external customer questions.
Work in a team: share expertise to provide and receive feedback, work on a wide variety of circuits, and resolve technical issues with colleagues.
Meet deadlines and schedules as part of a team effort: estimate time to accomplish tasks, communicate progress regularly, and identify and resolve schedule issues.
Job Requirements
Typically requires a BSEE with 8+ years of experience or an MSEE with 6+ years of experience or a PhD with 0 years of experience.
Excellent verbal and written communication skills to work with others in a team.
Transistor‑level analog circuit design skills.
Knowledge of CMOS device operating regions & characteristics.
Knowledge of common circuit topologies used in CMOS analog circuits, particularly in circuits running at 1 GHz and above.
Knowledge of analog circuit design trade‑offs and parameters (e.g., noise & distortion, frequency‑response, mismatch, bandwidth, stability & settling limitations).
Knowledge of continuous‑time & discrete‑time signal processing.
Knowledge of signal processing in analog filters, analog‑to‑digital converters, digital‑to‑analog converters, and feedback control loops.
Experience with transistor‑level simulation tools, custom layout tools and common lab equipment (oscilloscope, spectrum analyzer, etc.).
Knowledge and experience working with the physical layout of CMOS circuits.
Experience with system‑level analog design, including modeling behavioral operation of complex analog & mixed‑signal circuits such as ADCs or filters (e.g., MATLAB or Verilog‑A).
Benefits
Medical.
Dental and vision plans.
401(k) participation including company matching.
Employee Stock Purchase Program (ESPP).
Employee Assistance Program (EAP).
Company paid holidays.
Paid sick leave and vacation time.
Paid Family Leave and other leaves of absence.
Compensation And Benefits The annual base salary range for this position is $108,000 - $172,800.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(k) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
#J-18808-Ljbffr
Job Responsibilities
Design and implement analog/mixed‑signal circuits in advanced CMOS technology for integration in system‑on‑chip products.
Understand how circuits work, develop and improve new and existing circuit solutions, simulate circuits, and present and receive technical feedback at reviews.
Characterize and debug analog designs for manufacturability: develop circuit test plans, perform testing (individually or with the DVT group).
Support system and field applications engineers by answering internal and external customer questions.
Work in a team: share expertise to provide and receive feedback, work on a wide variety of circuits, and resolve technical issues with colleagues.
Meet deadlines and schedules as part of a team effort: estimate time to accomplish tasks, communicate progress regularly, and identify and resolve schedule issues.
Job Requirements
Typically requires a BSEE with 8+ years of experience or an MSEE with 6+ years of experience or a PhD with 0 years of experience.
Excellent verbal and written communication skills to work with others in a team.
Transistor‑level analog circuit design skills.
Knowledge of CMOS device operating regions & characteristics.
Knowledge of common circuit topologies used in CMOS analog circuits, particularly in circuits running at 1 GHz and above.
Knowledge of analog circuit design trade‑offs and parameters (e.g., noise & distortion, frequency‑response, mismatch, bandwidth, stability & settling limitations).
Knowledge of continuous‑time & discrete‑time signal processing.
Knowledge of signal processing in analog filters, analog‑to‑digital converters, digital‑to‑analog converters, and feedback control loops.
Experience with transistor‑level simulation tools, custom layout tools and common lab equipment (oscilloscope, spectrum analyzer, etc.).
Knowledge and experience working with the physical layout of CMOS circuits.
Experience with system‑level analog design, including modeling behavioral operation of complex analog & mixed‑signal circuits such as ADCs or filters (e.g., MATLAB or Verilog‑A).
Benefits
Medical.
Dental and vision plans.
401(k) participation including company matching.
Employee Stock Purchase Program (ESPP).
Employee Assistance Program (EAP).
Company paid holidays.
Paid sick leave and vacation time.
Paid Family Leave and other leaves of absence.
Compensation And Benefits The annual base salary range for this position is $108,000 - $172,800.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(k) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
#J-18808-Ljbffr