Analog Layout Engineer
SupportFinity™, Beaverton, OR, United States
Overview
Join Apple's Silicon Engineering Group (SEG) and be at the forefront of shaping the next generation of Apple's systems-on-chip (SOCs)! Our SOCs, featuring multi-billion transistors, are the heart of iconic devices like iPhones, iPads, and Macs. We're seeking highly skilled Analog Layout engineer to contribute to the evolution of Analog/Mixed-Signal (AMS) circuits, covering SerDes, PLLs, and sensors.
Description Analog Layout engineers are pivotal in delivering Analog Mixed-Signal IP in a SOC flow. You will collaborate with teams of highly skilled individuals to develop the next generation of world-leading SOCs. Your responsibilities include crafting sophisticated layouts for mixed-signal and analog circuits, reviewing floorplans, and analyzing intricate circuits with circuit designers. You\'ll run complete sets of design verification tools, plan/schedule work, and coordinate vital layout tradeoffs. Interpretation of LVS, DRC, and ERC reports is key to finding the fastest way to complete the layout, exceeding engineering specifications and expectations.
Responsibilities
Craft sophisticated layouts for mixed-signal and analog circuits.
Review floorplans and analyze intricate circuits with circuit designers.
Run design verification tools, plan and schedule work, and coordinate layout tradeoffs.
Interpret LVS, DRC, and ERC reports to meet engineering specifications and expectations.
Qualifications
Experience in analog/mixed-signal layout design, with a focus on deep submicron CMOS circuits and FinFET technologies.
Programming/scripting knowledge in SKILL, Perl, TCL, Shell, and/or Python.
Familiar with Machine Learning and AI concepts.
Experience with ultra-high speed ADC/DAC.
Proven expertise in implementing analog layout designs, achieving tight matching, low noise, and low power consumption.
Must recognize failure-prone circuit and layout structures, have experience with analog and DFM standards, and be able to identify the best approach to solving problems.
High proficiency in custom and standard cell-based floor-planning and hierarchical layout assembly.
Technical understanding of IR drop, RC delay, electromigration, self-heating, and coupling capacitance.
High proficiency in interpreting physical verification reports (DRC, ERC, LVS, etc.).
Experience using Cadence Virtuoso's advanced features (XL, EAD, APR, and Constraint Manager).
Excellent communication skills and ability to work with cross-functional teams.
Cadence Innovus.
CAD Automation experience.
PCell creation experience.
MSEE or Ph.D. in Electrical and Computer Engineering.
Benefits/EEO Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. Apple accepts applications to this posting on an ongoing basis.
About the company
Apple
Be vigilant about potential scams, phishing attempts, or fraudulent activities, and seek credible sources or reviews to assess the trustworthiness of the company. Remember, your personal and financial security is paramount, and taking preventive measures is crucial to safeguarding your information from potential risks and unauthorized use. SupportFinity is not responsible for any consequences that may arise from disclosing such information to unauthorized or fraudulent entities.
#J-18808-Ljbffr
Description Analog Layout engineers are pivotal in delivering Analog Mixed-Signal IP in a SOC flow. You will collaborate with teams of highly skilled individuals to develop the next generation of world-leading SOCs. Your responsibilities include crafting sophisticated layouts for mixed-signal and analog circuits, reviewing floorplans, and analyzing intricate circuits with circuit designers. You\'ll run complete sets of design verification tools, plan/schedule work, and coordinate vital layout tradeoffs. Interpretation of LVS, DRC, and ERC reports is key to finding the fastest way to complete the layout, exceeding engineering specifications and expectations.
Responsibilities
Craft sophisticated layouts for mixed-signal and analog circuits.
Review floorplans and analyze intricate circuits with circuit designers.
Run design verification tools, plan and schedule work, and coordinate layout tradeoffs.
Interpret LVS, DRC, and ERC reports to meet engineering specifications and expectations.
Qualifications
Experience in analog/mixed-signal layout design, with a focus on deep submicron CMOS circuits and FinFET technologies.
Programming/scripting knowledge in SKILL, Perl, TCL, Shell, and/or Python.
Familiar with Machine Learning and AI concepts.
Experience with ultra-high speed ADC/DAC.
Proven expertise in implementing analog layout designs, achieving tight matching, low noise, and low power consumption.
Must recognize failure-prone circuit and layout structures, have experience with analog and DFM standards, and be able to identify the best approach to solving problems.
High proficiency in custom and standard cell-based floor-planning and hierarchical layout assembly.
Technical understanding of IR drop, RC delay, electromigration, self-heating, and coupling capacitance.
High proficiency in interpreting physical verification reports (DRC, ERC, LVS, etc.).
Experience using Cadence Virtuoso's advanced features (XL, EAD, APR, and Constraint Manager).
Excellent communication skills and ability to work with cross-functional teams.
Cadence Innovus.
CAD Automation experience.
PCell creation experience.
MSEE or Ph.D. in Electrical and Computer Engineering.
Benefits/EEO Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. Apple accepts applications to this posting on an ongoing basis.
About the company
Apple
Be vigilant about potential scams, phishing attempts, or fraudulent activities, and seek credible sources or reviews to assess the trustworthiness of the company. Remember, your personal and financial security is paramount, and taking preventive measures is crucial to safeguarding your information from potential risks and unauthorized use. SupportFinity is not responsible for any consequences that may arise from disclosing such information to unauthorized or fraudulent entities.
#J-18808-Ljbffr