Cache & Coherent Interconnect Architect for Next‑Gen SoCs

A leading technology company in Santa Clara is seeking a Data Cache & Coherent Interconnect Architect/Engineer to join their innovative team. You will design high-performance cache subsystems and interconnects, requiring strong analytical skills and a background in microprocessor design. An excellent opportunity to work on cutting-edge technologies and contribute to the next-generation processor development.
#J-18808-Ljbffr