Fractional Senior Source Code Review Consultant
Gofractional, Austin, TX, United States
As a
Senior Source-Code Reviewer (Patent Litigation) , you will perform
highly specialized code reviews
across complex
processor and SoC architectures , correlating
hardware and software behavior
and delivering
litigation-grade technical analyses
that directly inform
patent claims, expert reports, and trial strategy . You will partner with
expert witnesses and litigation teams
on high-stakes matters involving
processors, SoCs, and embedded systems .
Key Responsibilities
Perform deep-dive source-code reviews across complex codebases, including firmware, device drivers, and kernel-level C/C++.
Review and interpret RTL (Verilog/SystemVerilog) and hardware schematics to map power rails, clocking, and interfaces to software execution.
Analyze and document code modules, logic, and hardware interactions that align with specific patent claim elements and infringement theories.
Draft high-quality, litigation-grade technical write-ups, reports, and declarations suitable for reliance by testifying experts in depositions and trial.
Collaborate closely with expert witness teams to refine infringement and non-infringement theories based on findings in the code room.
Translate complex, “black box” technical findings into clear, defensible legal insights for attorneys and IP stakeholders.
Work independently in secure “clean room” environments, adhering to all confidentiality and security protocols.
Required Qualifications (Must-Haves)
3–4+ years of direct experience reviewing source code in the context of patent litigation or other contentious legal matters.
Proven track record serving as the Primary Code Reviewer on at least two matters involving processor architecture or CPU/SoC issues.
Comprehensive understanding of CPU microarchitecture and SoC subsystems (memory, buses, peripherals, etc.).
Expert-level proficiency in C/C++ for firmware, drivers, and kernel-level development.
Strong proficiency in Verilog/SystemVerilog (RTL) and comfort working with hardware collateral.
Ability to interpret schematics and hardware documentation to support and corroborate code-based theories.
Demonstrated technical writing ability, with a track record of producing clear, precise, and defensible documentation for legal use.
Legal status: Must be a U.S. Citizen or U.S. Permanent Resident.
Preferred Attributes
Ability to work independently and effectively in secure “clean room” environments.
Strong communication skills, with the ability to translate deep technical analysis into actionable legal insights.
#J-18808-Ljbffr
Senior Source-Code Reviewer (Patent Litigation) , you will perform
highly specialized code reviews
across complex
processor and SoC architectures , correlating
hardware and software behavior
and delivering
litigation-grade technical analyses
that directly inform
patent claims, expert reports, and trial strategy . You will partner with
expert witnesses and litigation teams
on high-stakes matters involving
processors, SoCs, and embedded systems .
Key Responsibilities
Perform deep-dive source-code reviews across complex codebases, including firmware, device drivers, and kernel-level C/C++.
Review and interpret RTL (Verilog/SystemVerilog) and hardware schematics to map power rails, clocking, and interfaces to software execution.
Analyze and document code modules, logic, and hardware interactions that align with specific patent claim elements and infringement theories.
Draft high-quality, litigation-grade technical write-ups, reports, and declarations suitable for reliance by testifying experts in depositions and trial.
Collaborate closely with expert witness teams to refine infringement and non-infringement theories based on findings in the code room.
Translate complex, “black box” technical findings into clear, defensible legal insights for attorneys and IP stakeholders.
Work independently in secure “clean room” environments, adhering to all confidentiality and security protocols.
Required Qualifications (Must-Haves)
3–4+ years of direct experience reviewing source code in the context of patent litigation or other contentious legal matters.
Proven track record serving as the Primary Code Reviewer on at least two matters involving processor architecture or CPU/SoC issues.
Comprehensive understanding of CPU microarchitecture and SoC subsystems (memory, buses, peripherals, etc.).
Expert-level proficiency in C/C++ for firmware, drivers, and kernel-level development.
Strong proficiency in Verilog/SystemVerilog (RTL) and comfort working with hardware collateral.
Ability to interpret schematics and hardware documentation to support and corroborate code-based theories.
Demonstrated technical writing ability, with a track record of producing clear, precise, and defensible documentation for legal use.
Legal status: Must be a U.S. Citizen or U.S. Permanent Resident.
Preferred Attributes
Ability to work independently and effectively in secure “clean room” environments.
Strong communication skills, with the ability to translate deep technical analysis into actionable legal insights.
#J-18808-Ljbffr