Celestial AI
About Celestial AI
As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system’s interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI’s Photonic Fabric™ is the next‑generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.
The Photonic Fabric™ is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi‑chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high‑bandwidth, low‑power, and low‑latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute‑to‑compute and compute‑to‑memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.
This innovation empowers hyperscalers to enhance the efficiency and cost‑effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO₂ impact. Celestial AI is developing a Photonic Fabric ecosystem consisting of tier‑1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.
About The Role We are seeking an experienced Senior Manager, ASIC Design to lead our ASIC chip design team. Reporting to the Senior Director, ASIC Engineering, you will manage a team and oversee the end‑to‑end design and development of high‑performance ASICs, ensuring technical excellence, on‑time project delivery, and alignment with company goals.
Essential Duties And Responsibilities
Lead a team of high‑performing ASIC design engineers responsible for RTL design of IPs, subsystems, and SOCs supporting Celestial AI’s photonic fabric roadmap.
Develop project schedules, define milestones, allocate resources, manage budgets, and ensure timely delivery of high‑quality designs that meet functional and performance goals.
Provide technical leadership in defining IP/SOC microarchitecture specifications and design methodologies. Conduct design reviews to ensure adherence to best practices.
Guide the team in optimizing the design to meet aggressive performance, power, and area goals using advanced architectural and design techniques.
Drive effective and seamless collaboration with partner teams across architecture, verification, physical design, firmware, DFT, and post‑silicon domains to ensure successful system‑level functionality.
Mentor the team, foster a culture of continuous learning, and actively support career development.
Interface with external IP vendors, foundries, and EDA tool providers to address dependencies and roadblocks in a timely fashion to support team deliverables.
Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
Minimum of 8+ years of ASIC/SOC digital design experience and 3+ years of people‑management experience.
Excellent leadership, communication, team‑building, and stakeholder‑management skills.
Ability to coordinate across multiple projects, manage risks and escalations, and work under tight schedules and budget constraints.
Strong knowledge across the full ASIC/SOC development cycle from microarchitecture development to tape‑out in advanced process technologies.
Outstanding technical expertise in microarchitecture development, RTL coding (Verilog/SystemVerilog), synthesis, STA/timing closure, physical design, and verification methodologies.
Hands‑on design experience in one or more industry standards/protocol stacks such as CXL, PCIe, HBM, UCIe, UALink, etc.
Demonstrated ability to optimize designs for PPA (power, performance, area) and to integrate major subsystems (interconnect, I/O, memory).
Proficiency with front‑end development tools/methodologies, and scripting for automation and flow integration.
Preferred Qualifications
PhD in Electrical Engineering, Computer Engineering, or a related field.
Experience managing relationships with external design partners, IP vendors, and foundries.
Knowledge of Design‑For‑Testability, post‑silicon debug/validation/manufacturing test.
Location Santa Clara, CA
Compensation and Benefits As an early‑stage startup, we offer an attractive total compensation package inclusive of competitive base salary, bonus, and a generous grant of early‑stage equity. The target base salary for this role is approximately $205,000–$235,000. Benefits include health, vision, dental, and life insurance, as well as a collaborative and continuous‑learning work environment.
EEO Statement Celestial AI Inc. is proud to be an equal‑opportunity workplace and is an affirmative action employer.
#J-18808-Ljbffr
The Photonic Fabric™ is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi‑chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high‑bandwidth, low‑power, and low‑latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute‑to‑compute and compute‑to‑memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.
This innovation empowers hyperscalers to enhance the efficiency and cost‑effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO₂ impact. Celestial AI is developing a Photonic Fabric ecosystem consisting of tier‑1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.
About The Role We are seeking an experienced Senior Manager, ASIC Design to lead our ASIC chip design team. Reporting to the Senior Director, ASIC Engineering, you will manage a team and oversee the end‑to‑end design and development of high‑performance ASICs, ensuring technical excellence, on‑time project delivery, and alignment with company goals.
Essential Duties And Responsibilities
Lead a team of high‑performing ASIC design engineers responsible for RTL design of IPs, subsystems, and SOCs supporting Celestial AI’s photonic fabric roadmap.
Develop project schedules, define milestones, allocate resources, manage budgets, and ensure timely delivery of high‑quality designs that meet functional and performance goals.
Provide technical leadership in defining IP/SOC microarchitecture specifications and design methodologies. Conduct design reviews to ensure adherence to best practices.
Guide the team in optimizing the design to meet aggressive performance, power, and area goals using advanced architectural and design techniques.
Drive effective and seamless collaboration with partner teams across architecture, verification, physical design, firmware, DFT, and post‑silicon domains to ensure successful system‑level functionality.
Mentor the team, foster a culture of continuous learning, and actively support career development.
Interface with external IP vendors, foundries, and EDA tool providers to address dependencies and roadblocks in a timely fashion to support team deliverables.
Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
Minimum of 8+ years of ASIC/SOC digital design experience and 3+ years of people‑management experience.
Excellent leadership, communication, team‑building, and stakeholder‑management skills.
Ability to coordinate across multiple projects, manage risks and escalations, and work under tight schedules and budget constraints.
Strong knowledge across the full ASIC/SOC development cycle from microarchitecture development to tape‑out in advanced process technologies.
Outstanding technical expertise in microarchitecture development, RTL coding (Verilog/SystemVerilog), synthesis, STA/timing closure, physical design, and verification methodologies.
Hands‑on design experience in one or more industry standards/protocol stacks such as CXL, PCIe, HBM, UCIe, UALink, etc.
Demonstrated ability to optimize designs for PPA (power, performance, area) and to integrate major subsystems (interconnect, I/O, memory).
Proficiency with front‑end development tools/methodologies, and scripting for automation and flow integration.
Preferred Qualifications
PhD in Electrical Engineering, Computer Engineering, or a related field.
Experience managing relationships with external design partners, IP vendors, and foundries.
Knowledge of Design‑For‑Testability, post‑silicon debug/validation/manufacturing test.
Location Santa Clara, CA
Compensation and Benefits As an early‑stage startup, we offer an attractive total compensation package inclusive of competitive base salary, bonus, and a generous grant of early‑stage equity. The target base salary for this role is approximately $205,000–$235,000. Benefits include health, vision, dental, and life insurance, as well as a collaborative and continuous‑learning work environment.
EEO Statement Celestial AI Inc. is proud to be an equal‑opportunity workplace and is an affirmative action employer.
#J-18808-Ljbffr