Layout Engineer, DEG
Micron Technology, Inc., Boise, ID, United States
About Micron Technology
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Our layout engineering team drives the physical design foundations behind Micron’s industry‑leading memory technologies. We work closely across global design, CAD, and verification groups, solving sophisticated challenges and enabling the performance and scalability our products rely on!
We’re looking for a Layout Engineer who enjoys hands‑on design work and close collaboration. In this role, you’ll shape block‑level layouts, guide physical design strategy, and directly influence the quality and reliability of our DRAM products. Your work will have a meaningful impact across teams and generations of technology.
Responsibilities
Build block‑level layouts in Cadence Virtuoso including floorplanning, placement, routing, and optimization.
Apply layout methods and physical constraints such as PDN, pin placement, routing blockages, and hierarchy.
Ensure DRC, LVS, density, and reliability compliance.
Support parasitic extraction, post‑layout verification, and ECO activities.
Create partial custom layouts for selected device‑level or small analog blocks.
Minimum Qualifications
Experience performing physical layout using Cadence Virtuoso or similar tools.
Familiarity with DRC, LVS, physical verification, and reliability checks.
Ability to plan, document, and review layout goals with cross‑site teams.
Preferred Qualifications
Experience with DRAM, memory circuits, or large hierarchical designs.
Background in parasitic extraction flows and post‑layout optimization.
Hands‑on experience with partial custom layout for devices or small analog circuits.
Strong communication skills supporting global engineering teams.
Benefits Micron offers a choice of medical, dental, and vision plans. Benefits include income protection for inability to work, paid family leave, robust paid time‑off, and paid holidays. For more details, visit the Benefits Guide on micron.com/careers/benefits.
Equal Opportunity Statement Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
#J-18808-Ljbffr
Our layout engineering team drives the physical design foundations behind Micron’s industry‑leading memory technologies. We work closely across global design, CAD, and verification groups, solving sophisticated challenges and enabling the performance and scalability our products rely on!
We’re looking for a Layout Engineer who enjoys hands‑on design work and close collaboration. In this role, you’ll shape block‑level layouts, guide physical design strategy, and directly influence the quality and reliability of our DRAM products. Your work will have a meaningful impact across teams and generations of technology.
Responsibilities
Build block‑level layouts in Cadence Virtuoso including floorplanning, placement, routing, and optimization.
Apply layout methods and physical constraints such as PDN, pin placement, routing blockages, and hierarchy.
Ensure DRC, LVS, density, and reliability compliance.
Support parasitic extraction, post‑layout verification, and ECO activities.
Create partial custom layouts for selected device‑level or small analog blocks.
Minimum Qualifications
Experience performing physical layout using Cadence Virtuoso or similar tools.
Familiarity with DRC, LVS, physical verification, and reliability checks.
Ability to plan, document, and review layout goals with cross‑site teams.
Preferred Qualifications
Experience with DRAM, memory circuits, or large hierarchical designs.
Background in parasitic extraction flows and post‑layout optimization.
Hands‑on experience with partial custom layout for devices or small analog circuits.
Strong communication skills supporting global engineering teams.
Benefits Micron offers a choice of medical, dental, and vision plans. Benefits include income protection for inability to work, paid family leave, robust paid time‑off, and paid holidays. For more details, visit the Benefits Guide on micron.com/careers/benefits.
Equal Opportunity Statement Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
#J-18808-Ljbffr