Senior Physical Design Engineer — 2nm/3nm/5nm, Cadence & TCL

A leading technology company in San Jose is looking for a skilled Physical Design Engineer to implement challenging designs in advanced technology nodes. The perfect candidate will have at least 6 years of experience with an MSEE/MSCS or 8 years with a BSEE/BSCS, expertise in Cadence Innovus/Atop, and strong scripting skills in TCL and Python. The role demands close collaboration with designers and experience in various physical design tasks like floorplanning and tape-out. A competitive salary and comprehensive benefits await the right candidate.
#J-18808-Ljbffr