Senior DRAM Memory Design Engineer

A leading semiconductor company in Boise, Idaho is seeking a Staff Memory Design Engineer to design and analyze DRAM circuits. The role involves collaboration with global teams to ensure top performance and manufacturability. Candidates should have a BS or MS in Electrical Engineering and experience with DRAM design. The company offers competitive benefits to support personal and professional growth.
#J-18808-Ljbffr