Remote DDR Design Verification Lead (10+ yrs)

A leading staffing company is seeking a Design Verification Engineer with over 10 years of experience in ASIC/IP/SoC verification. The role involves defining verification strategies for DDR interfaces and developing testbenches in SystemVerilog. This position offers full-time employment and is remote within the United States. Candidates should have strong technical skills and experience with DDR protocols and simulation tools.
#J-18808-Ljbffr