Camera IP/ASIC Design Engineer (RTL & Verification)

A leading technology company located in California is seeking an experienced ASIC design engineer to join their Multimedia Camera HW team. The role involves collaborating with hardware architects, conducting RTL design, and evaluating tradeoffs in performance and power. The ideal candidate should have a relevant engineering degree and extensive experience with key skills such as Verilog or VHDL. The company offers a competitive compensation package, including benefits and bonuses.
#J-18808-Ljbffr