Senior CPU Physical Design Engineer: PPA & Floorplan Expert

A leading technology company in Beaverton, Oregon, is seeking a CPU Physical Design Engineer to manage block-level physical design and drive RTL-to-GDS convergence. The ideal candidate will have a BS degree and over 10 years of industry experience. Responsibilities include collaboration with various teams to optimize CPU design and improve silicon yield. A commitment to innovation and teamwork is essential.
#J-18808-Ljbffr