ASIC & FPGA Design Engineer
Lockheed Martin, Orlando, FL, United States
Overview
You will be the FPGA/ASIC Design Engineer for the Advanced Programs area. Our team accelerates high performance hardware development by partnering with cross‑functional engineers to move concepts through design, procurement, testing, and the Design Assurance process.
Responsibilities
Own end‑to‑end creation of complex FPGA and ASIC solutions—defining specifications, architecting designs, verifying functionality, and implementing hardware that meets strict power, thermal, and utilization goals.
Collaborate with software, hardware, and systems engineers to shape optimal architectures and drive rapid, reliable delivery.
Develop detailed FPGA/ASIC specifications, high‑level architecture, and RTL implementation using VHDL/Verilog.
Perform functional and timing verification, creating testbenches, simulation plans, and hardware‑in‑the‑loop validation.
Conduct trade‑off studies to select the most suitable FPGA family or ASIC process, balancing device utilization, power budget, thermal envelope, cost, and schedule.
Collaborate with teams to define interface requirements, integration strategies, and overall system architecture.
Run power and thermal budget analyses, producing models and dashboards that keep designs within mission‑critical limits.
Create and maintain complete design data packages (BOMs, drawings, verification results, and configuration records) for Design Assurance reviews and release.
Contribute to the Design Architecture development process, providing technical input for system‑level decisions and trade studies.
Mentor junior engineers and foster an inclusive, collaborative culture of technical excellence.
Why Join Us
Do you want to be part of a company culture that empowers employees to think big, lead with a growth mindset, and make the impossible a reality? We provide the resources and flexibility to enable inspiration and focus. We offer flexible work schedules and comprehensive benefits investing in your future and security.
Location
This position is in Orlando, Florida.
Basic Qualifications
Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.
HDL programming experience with VHDL, Verilog, and/or System Verilog.
Experience with FPGA simulation tools and languages.
Desired Skills
Experience with version control systems such as Git.
Experience with multiple FPGA vendors, such as Altera, Microchip, Xilinx, or ASIC design experience.
Knowledge of software programming languages, such as C, C++, or Python.
Experience with debugging and troubleshooting complex digital systems.
Knowledge of UVM and experience with UVM‑based verification methodologies.
Experience with Design Assurance process.
Security Clearance
MUST BE A U.S. CITIZEN. This position requires a Secret clearance with investigation or CV date within 5 years and must obtain a secret clearance.
EEO Statement
Lockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.
#J-18808-Ljbffr
You will be the FPGA/ASIC Design Engineer for the Advanced Programs area. Our team accelerates high performance hardware development by partnering with cross‑functional engineers to move concepts through design, procurement, testing, and the Design Assurance process.
Responsibilities
Own end‑to‑end creation of complex FPGA and ASIC solutions—defining specifications, architecting designs, verifying functionality, and implementing hardware that meets strict power, thermal, and utilization goals.
Collaborate with software, hardware, and systems engineers to shape optimal architectures and drive rapid, reliable delivery.
Develop detailed FPGA/ASIC specifications, high‑level architecture, and RTL implementation using VHDL/Verilog.
Perform functional and timing verification, creating testbenches, simulation plans, and hardware‑in‑the‑loop validation.
Conduct trade‑off studies to select the most suitable FPGA family or ASIC process, balancing device utilization, power budget, thermal envelope, cost, and schedule.
Collaborate with teams to define interface requirements, integration strategies, and overall system architecture.
Run power and thermal budget analyses, producing models and dashboards that keep designs within mission‑critical limits.
Create and maintain complete design data packages (BOMs, drawings, verification results, and configuration records) for Design Assurance reviews and release.
Contribute to the Design Architecture development process, providing technical input for system‑level decisions and trade studies.
Mentor junior engineers and foster an inclusive, collaborative culture of technical excellence.
Why Join Us
Do you want to be part of a company culture that empowers employees to think big, lead with a growth mindset, and make the impossible a reality? We provide the resources and flexibility to enable inspiration and focus. We offer flexible work schedules and comprehensive benefits investing in your future and security.
Location
This position is in Orlando, Florida.
Basic Qualifications
Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.
HDL programming experience with VHDL, Verilog, and/or System Verilog.
Experience with FPGA simulation tools and languages.
Desired Skills
Experience with version control systems such as Git.
Experience with multiple FPGA vendors, such as Altera, Microchip, Xilinx, or ASIC design experience.
Knowledge of software programming languages, such as C, C++, or Python.
Experience with debugging and troubleshooting complex digital systems.
Knowledge of UVM and experience with UVM‑based verification methodologies.
Experience with Design Assurance process.
Security Clearance
MUST BE A U.S. CITIZEN. This position requires a Secret clearance with investigation or CV date within 5 years and must obtain a secret clearance.
EEO Statement
Lockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.
#J-18808-Ljbffr