Senior Staff Mixed Signal Verification Engineer

Responsibilities

Develop and verify mixed‑signal models for digital multiphase voltage regulators.

Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system‑level control features.

Model and simulate regulator behavior in steady‑state, transient, fault, and configuration scenarios.

Verify PWM modulation, phase management, current sensing, telemetry, protection, and control‑loop interactions.

Work collaboratively with analog, digital, firmware, validation, and system architecture teams.

Debug model, RTL, firmware, and mixed‑signal behavior, contributing to system‑level verification enhancements.

Qualifications

Extensive background in mixed‑signal or digital verification with SystemVerilog/Verilog expertise.

Demonstrated capability to model, verify, and debug complex analog/digital/firmware interactions.

Experience with behavioral models, testbenches, assertions, checkers, coverage, or UVM‑based flows.

Familiarity with power management, voltage regulators, PWM, current sensing, or converter control is preferred.

Interest in advancing into system architecture, feedback control, stability analysis, and digital power regulation.

Scripting skills in Python, MATLAB, Perl, or Tcl are a plus.

DSP (Digital Signal Processing) skills are required or must be acquired.

B.S./M.S. in Electrical Engineering, Computer Engineering, or a related field.

5–10+ years in mixed‑signal verification, digital verification, modeling, power management, or related semiconductor development.

Renesas Electronics is an equal opportunity and affirmative action employer, committed to celebrating diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by federal, state or local law.

#J-18808-Ljbffr