We are seeking an experienced Custom Layout Engineer to support advanced semiconductor design projects using GF28SLPe technology. The ideal candidate will have hands-on experience with pixel array layouts, strong familiarity with physical verification flows, and exposure to custom design tools.
Required / Preferred Qualifications:
Experience working on pixel array designs in GF28SLPe technology.
Familiarity with Custom Compiler (Synopsys tools) is a strong plus.
Understanding of LVS and DRC physical verification checks.
Knowledge of SRAM cell layout is a plus.
#J-18808-Ljbffr
#J-18808-Ljbffr