
VLSI Design Engineer: RTL, ASIC Innovation & High-Speed Protocols
Retym Israel Ltd, Cupertino, CA, United States
A leading technology company seeks a talented VLSI Design Engineer to design cutting-edge communication systems. This role requires over 5 years of experience with strong Verilog/SystemVerilog skills and collaboration with teams across the design process. Ideal candidates will have a BS/MS in Electrical or Computer Engineering and should be familiar with advanced design practices and EDA tools. Join us to innovate in the VLSI domain and contribute to industry-leading projects in California.
#J-18808-Ljbffr
#J-18808-Ljbffr