Staff DRAM Design Verification Engineer

A leading semiconductor company in Boise, Idaho is seeking a Staff Design Verification Engineer to validate complex memory architectures and ensure the flawless integration of speed, reliability, and innovation. The ideal candidate will have a degree in Electrical or Computer Engineering, experience with CMOS circuit design, and strong debugging skills. This role involves working on advanced DRAM design and leading projects, contributing to the development of next-generation memory products.
#J-18808-Ljbffr