Senior DRAM Design Engineer — DFT & AI-Driven Memory

A leader in memory and storage solutions is seeking a Sr. Design Engineer to join their Design DFT team in Boise, Idaho. This pivotal role involves defining Design-for-Test methodologies and collaborating with cross-functional teams to ensure the testability and robustness of memory products. The ideal candidate will hold a Bachelor's degree in Electrical Engineering or a related field, have experience with circuit design, and possess knowledge of DFT concepts. Micron offers comprehensive benefits, including health plans and paid time off.
#J-18808-Ljbffr