Design Engineer
Creospan Inc., Austin, TX, United States
Creospan is a growing tech collective of makers, shakers, and problem solvers, offering solutions today that will propel businesses into a better tomorrow. “Tomorrow’s ideas, built today!” In addition to being able to work alongside equally brilliant and motivated developers, our consultants appreciate the opportunity to learn and apply new skills and methodologies to different clients and industries.
******NO C2C/3RD PARTY, LOOKING FOR W2 CANDIDATES ONLY, must be able to work in the US without sponsorship now or in the future***
Job Location: Onsite in Sunnyvale, CA or Austin, TX
Responsibilities
Perform comprehensive power analysis at various design stages, spanning from RTL to GDSII.
Contribute to the development, improvement, and automation of various power analysis flows.
This includes gathering and analyzing large datasets for power modeling via automated processes.
Investigate and address power inefficiencies, providing actionable feedback to the RTL design team.
Minimum Qualifications
Demonstrated experience with RTL-to-GDSII design flow usage and development in advanced technology nodes (7nm and below).
Expertise in low-power implementation and signoff, including power gating, multiple voltage rails, and Unified Power Format (UPF) usage.
Proven experience in power analysis and reduction utilizing industry-standard tools such as PrimeTime PX/PrimePower.
Proficiency in scripting languages, with a strong emphasis on Python and ML/AI frameworks.
Working knowledge of RTL design principles.
Experience in RTL power optimization using specialized tools like Power-Artist. Ability to learn quickly, explore new ideas, and iterate rapidly to achieve optimal results.
Preferred Qualifications
Experience with synthesis and Place and Route (PnR) flows.
Experience analyzing Intellectual Property (IP) design for power characteristics and building run-time estimation models for use by software/firmware teams.
Skills in data analysis and data modeling, including the application of machine learning approaches.
#J-18808-Ljbffr
******NO C2C/3RD PARTY, LOOKING FOR W2 CANDIDATES ONLY, must be able to work in the US without sponsorship now or in the future***
Job Location: Onsite in Sunnyvale, CA or Austin, TX
Responsibilities
Perform comprehensive power analysis at various design stages, spanning from RTL to GDSII.
Contribute to the development, improvement, and automation of various power analysis flows.
This includes gathering and analyzing large datasets for power modeling via automated processes.
Investigate and address power inefficiencies, providing actionable feedback to the RTL design team.
Minimum Qualifications
Demonstrated experience with RTL-to-GDSII design flow usage and development in advanced technology nodes (7nm and below).
Expertise in low-power implementation and signoff, including power gating, multiple voltage rails, and Unified Power Format (UPF) usage.
Proven experience in power analysis and reduction utilizing industry-standard tools such as PrimeTime PX/PrimePower.
Proficiency in scripting languages, with a strong emphasis on Python and ML/AI frameworks.
Working knowledge of RTL design principles.
Experience in RTL power optimization using specialized tools like Power-Artist. Ability to learn quickly, explore new ideas, and iterate rapidly to achieve optimal results.
Preferred Qualifications
Experience with synthesis and Place and Route (PnR) flows.
Experience analyzing Intellectual Property (IP) design for power characteristics and building run-time estimation models for use by software/firmware teams.
Skills in data analysis and data modeling, including the application of machine learning approaches.
#J-18808-Ljbffr