Mediabistro logo
job logo

Design Engineer

Actalent, Sunnyvale, CA, United States


Job Description
We are seeking a highly skilled Design Engineer to join our team. This role involves performing comprehensive power analysis at various design stages, from RTL to GDSII. The successful candidate will contribute to the development, improvement, and automation of power analysis flows, and provide actionable feedback to the RTL design team to address power inefficiencies.

Responsibilities

Perform comprehensive power analysis at various design stages, from RTL to GDSII.

Contribute to the development, improvement, and automation of power analysis flows.

Gather and analyze large datasets for power modeling via automated processes.

Investigate and address power inefficiencies, providing actionable feedback to the RTL design team.

Skills

Experience with RTL-to-GDSII design flow usage and development in advanced technology nodes (7nm and below).

Expertise in low‑power implementation and signoff, including power gating, multiple voltage rails, and Unified Power Format (UPF) usage.

Proven experience in power analysis and reduction utilizing industry‑standard tools such as PrimeTime/PrimePower.

Proficiency in scripting languages, with a strong emphasis on Python and ML/AI frameworks.

Working knowledge of RTL design principles.

Experience in RTL power optimization using specialized tools like Power‑Artist.

Ability to learn quickly, explore new ideas, and iterate rapidly to achieve optimal results.

Additional Skills & Qualifications

Experience with synthesis and Place‑and‑Route (PnR) flows.

Experience analyzing Intellectual Property (IP) design for power characteristics and building run‑time estimation models for use by software/firmware teams.Skills in data analysis and data modeling, including the application of machine learning approaches.

Bachelor's degree in Electrical/Computer Engineering or Computer Science (Master's preferred).

8–10+ years of experience in ASIC, silicon, or SoC design environments.

Strong understanding of RTL design principles and low‑power architectures.

Experience with UPF‑based low‑power intent definition and sign‑off.

Clear communication skills for presenting technical findings to diverse audiences.

Work Environment
The role involves working within a collaborative engineering team, closely interacting with 2–3 peers on a daily basis. The work is primarily onsite, with flexibility depending on role needs. The environment is fast‑paced with an iterative development cadence focused on experimentation and optimization. There is a strong emphasis on technical rigor, knowledge sharing, and peer collaboration.

Job Type & Location
Contract position based out of Sunnyvale, CA.

Pay and Benefits

Pay range: $65.00 - $75.00/hr.

Benefits (temporary role):

Medical, dental & vision

Critical Illness, Accident, and Hospital

401(k) Retirement Plan – Pre‑tax and Roth post‑tax contributions available

Life Insurance (Voluntary Life & AD&D for the employee and dependents)

Short and long‑term disability

Health Spending Account (HSA)

Transportation benefits

Employee Assistance Program

Time Off/Leave (PTO, Vacation or Sick Leave)

Diversity, Equity & Inclusion

Hiring diverse talent

Maintaining an inclusive environment through persistent self‑reflection

Building a culture of care, engagement, and recognition with clear outcomes

Ensuring growth opportunities for our people

Equal Opportunity Employer
Actalent is an equal opportunity employer.

#J-18808-Ljbffr