SoC Verification Architect - SystemVerilog & UVM

Renesas Electronics Corporation in Austin, Texas is seeking a Verification Engineer. The role requires planning and executing verification for complex SoC & design, requiring strong skills in System Verilog and SVA, with a minimum of 5-8 years of relevant experience. The ideal candidate should possess a BS/MSEE degree and must demonstrate clear problem-solving abilities. Preferably experienced with power management ICs and familiar with firmware testing. The company promotes a diverse workplace and is committed to equal opportunity.
#J-18808-Ljbffr