RTL Design Engineer
Intel, Hillsboro, OR, United States
Responsibilities
Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure high quality integration of the CPU block.
Qualifications
Minimum Qualifications
Bachelor’s Degree in Electrical or Computer Engineering or any STEM related education with at least 2+ years of experience -OR- Master’s Degree in Electrical or Computer Engineering.
At least 1+ years of coursework or experience in the following areas: Basic Logic Design, Microprocessors, Computer Architecture, Digital design and RTL coding, Verilog/SystemVerilog and/or VHDL, Synthesis tools (Design Compiler, Genus), Scripting languages (Python, Perl, TCL).
Preferred Qualifications
Experience with advanced verification methodologies (UVM, OVM).
Knowledge of low-power design techniques.
Understanding of physical design constraints and timing closure.
Experience with version control systems (Git, Perforce).
Experience with simulation tools (ModelSim, VCS, Xcelium).
Equal Opportunity Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.
#J-18808-Ljbffr
Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure high quality integration of the CPU block.
Qualifications
Minimum Qualifications
Bachelor’s Degree in Electrical or Computer Engineering or any STEM related education with at least 2+ years of experience -OR- Master’s Degree in Electrical or Computer Engineering.
At least 1+ years of coursework or experience in the following areas: Basic Logic Design, Microprocessors, Computer Architecture, Digital design and RTL coding, Verilog/SystemVerilog and/or VHDL, Synthesis tools (Design Compiler, Genus), Scripting languages (Python, Perl, TCL).
Preferred Qualifications
Experience with advanced verification methodologies (UVM, OVM).
Knowledge of low-power design techniques.
Understanding of physical design constraints and timing closure.
Experience with version control systems (Git, Perforce).
Experience with simulation tools (ModelSim, VCS, Xcelium).
Equal Opportunity Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.
#J-18808-Ljbffr