Senior Mask Layout Engineer – Sub-Micron CMOS

A leading tech company in Santa Clara is seeking a Senior Mask Layout Design Engineer. In this role, you will work with a multi-disciplinary team to design complex mixed-signal circuits. Candidates must have at least 6 years of experience in layout design, a solid understanding of analog circuits in sub-micron CMOS technologies, and proficiency in Cadence tools. The position offers competitive salaries ranging from $132,000 to $207,000 based on experience and level.
#J-18808-Ljbffr