Wireless SoC Design Engineer: Low-Power CPU Subsystems

A leading technology company in San Francisco is seeking a skilled engineer to design CPU-based subsystems for high-performance, low-power wireless SoCs. The role involves writing micro-architecture specifications, coding in SystemVerilog, and supporting verification processes. Candidates should have a Bachelor's degree, and familiarity with ASIC design flow and digital design principles is preferred. This position offers a competitive salary and benefits, including stock options and comprehensive medical coverage.
#J-18808-Ljbffr