Energy-Efficient Wireless SoC Design Engineer

A leading technology company in California is seeking a professional for their wireless silicon development team to design CPU-based subsystems for low power wireless SoCs. The role involves writing micro-architecture specifications, coding in SystemVerilog, and collaborating with SoC architects. A Bachelor's degree and familiarity with ASIC design flow are required, alongside skills in digital design and HDL languages. The position comes with a competitive base salary range of $120,300 to $210,100, along with comprehensive benefits including medical coverage and stock options.
#J-18808-Ljbffr