Lead Design Verification Engineer for SoC & Systems

A leading global tech company in San Francisco is seeking a Design Verification Engineer to lead verification strategies for high-speed components in custom silicon development. The ideal candidate will have over 8 years of design verification experience, utilizing UVM and developing testbenches. This position emphasizes collaboration across design and software teams, delivering impactful verification solutions. The role includes a comprehensive salary package and benefits including health insurance and retirement plans.
#J-18808-Ljbffr