Mediabistro logo
job logo

RTL Design Engineer - ASIC/FPGA for Space Systems

SpaceX, Irvine, CA, United States


A leading aerospace company is seeking an RTL Design Engineer in California to design innovative ASICs and FPGAs for the Starlink project. This role will involve collaboration with cross-functional teams and participation in the full design lifecycle of complex systems. The ideal candidate holds a Bachelor's degree in Electrical Engineering and has experience with RTL design using SystemVerilog. The position offers a competitive salary and opportunities for professional growth, including comprehensive benefits such as medical coverage and a retirement plan.
#J-18808-Ljbffr