Senior DRAM Verification Design Lead

A leading semiconductor manufacturer is looking for a Staff Verification Design Engineer in Boise, Idaho. You will develop verification plans for memory products, lead verification processes, and utilize tools like HSPICE and Python. Key qualifications include 7 years of experience in verification, a Bachelor’s in Engineering, and strong leadership skills. The role offers competitive benefits designed for personal and professional growth, including health plans and paid time-off.
#J-18808-Ljbffr