ASIC Design Engineer for ML Processor & Digital IP

A leading semiconductor company located in San Jose, California is looking for a Frontend ASIC Design Engineer. The successful candidate will be responsible for defining and implementing key features in digital IPs, driving RTL implementation, and collaborating with cross-functional teams. Candidates should have a background in digital design and a passion for modern processor architecture. This position does not offer visa sponsorship.
#J-18808-Ljbffr