SOC Design Verification Engineer

A leading technology company in Seattle is seeking a Design Verification Engineer to ensure the quality of SOC and IP designs. Responsibilities include developing test plans, verifying performance, and collaborating with cross-functional teams. Ideal candidates will have a BS degree with at least 3 years of experience in digital verification and strong skills in SystemVerilog and programming languages like Python. Salary ranges from $139,500 to $258,100, depending on qualifications and experience. Benefits include stock programs and comprehensive medical coverage.
#J-18808-Ljbffr