ByteDance is seeking a skilled design verification engineer in San Jose, California, to focus on generating test benches and running simulations for Video Codec IP. This role involves close collaboration with ASIC and FPGA engineers to develop comprehensive test plans and lead automation efforts.
The ideal candidate will have experience with SystemVerilog, UVM, and various scripting languages, contributing to our mission of building leading video codec hardware solutions.
#J-18808-Ljbffr