RTL Engineer for AI Accelerator Co-Design (Hybrid)

A leading AI technology firm in San Francisco is seeking an experienced RTL Engineer to design custom AI accelerator components. This role involves close collaboration with various teams to create clean, production-quality microarchitecture and RTL. Ideal candidates will have graduate-level experience and expertise in Verilog/SystemVerilog. The position offers a hybrid work model and relocation assistance.
#J-18808-Ljbffr