Samsung Electronics Perú
Principal Memory Controller Micro-Architect/Logic Designer
Samsung Electronics Perú - Austin, Texas, us, 78716
Work at Samsung Electronics Perú
Overview
- View job
Overview
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page.
If you are a resident of the European Union or the European Economic Area, please click here. If you are a resident of the U.S., please click here. If you are a resident of the Philippines, please click here. If you are a resident of Korea, click here.
* Please visit Samsung_Jobs to see job postings in Samsung Manufacturing subsidiaries.
* To be notified of new opportunities when posted, please click here. You will need to create an account if you don't have one.
This site uses cookies for a better browsing experience.
Mandatory Cookies: session management, Application Security Management (ASM), routing cookies.
Configurable Cookies: LinkedIn cookies for applying with LinkedIn profile.
If you agree to configurable cookies, please click 'Accept Cookies'.
Principal Memory Controller Micro-Architect/Logic Designer Apply for on-site locations in Austin, TX, and San Jose, CA. Full-time position, posted 25 days ago, deadline July 31, 2025.
Position Summary Samsung leads in advanced semiconductor technology, focusing on high-performance computing devices. Join Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL) to develop IP for high-performance computing applications.
Role and Responsibilities
Develop and debug new features for custom memory controllers.
Familiarity with JEDEC standards and DDR PHY.
Deliver SOC IP with all sanity checks, debug timing issues, and optimize power and performance.
Collaborate with verification, implementation, and physical design teams.
Produce high-quality RTL and meet PPA goals.
Skills and Qualifications
20+ years experience with a Bachelor’s, 18+ years with a Master’s, or 16+ years with a PhD in relevant fields.
Deep understanding of memory technologies and standards.
Experience with RTL design, verification, and ASIC flow, including Verilog.
Knowledge of interface protocols and scripting languages.
Strong communication skills and passion for logic design.
Our Team Develops proprietary memory interconnects and controllers for high-volume products, focusing on performance and power optimization in a collaborative environment.
Total Rewards Base pay ranges from $216,521 to $359,527, with benefits including health insurance, 401(k), onsite lunch, tuition assistance, paid time off, and performance bonuses. May include long-term incentives and relocation support.
U.S. Export Control & Trade Secrets Access to export-controlled info required; applicant must be eligible. By applying, you agree not to disclose proprietary info from previous employers.
Additional Information Please see Privacy Policy and job alerts options. Samsung values diversity and equal opportunity employment.
#J-18808-Ljbffr
* Please visit Samsung_Jobs to see job postings in Samsung Manufacturing subsidiaries.
* To be notified of new opportunities when posted, please click here. You will need to create an account if you don't have one.
This site uses cookies for a better browsing experience.
Mandatory Cookies: session management, Application Security Management (ASM), routing cookies.
Configurable Cookies: LinkedIn cookies for applying with LinkedIn profile.
If you agree to configurable cookies, please click 'Accept Cookies'.
Principal Memory Controller Micro-Architect/Logic Designer Apply for on-site locations in Austin, TX, and San Jose, CA. Full-time position, posted 25 days ago, deadline July 31, 2025.
Position Summary Samsung leads in advanced semiconductor technology, focusing on high-performance computing devices. Join Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL) to develop IP for high-performance computing applications.
Role and Responsibilities
Develop and debug new features for custom memory controllers.
Familiarity with JEDEC standards and DDR PHY.
Deliver SOC IP with all sanity checks, debug timing issues, and optimize power and performance.
Collaborate with verification, implementation, and physical design teams.
Produce high-quality RTL and meet PPA goals.
Skills and Qualifications
20+ years experience with a Bachelor’s, 18+ years with a Master’s, or 16+ years with a PhD in relevant fields.
Deep understanding of memory technologies and standards.
Experience with RTL design, verification, and ASIC flow, including Verilog.
Knowledge of interface protocols and scripting languages.
Strong communication skills and passion for logic design.
Our Team Develops proprietary memory interconnects and controllers for high-volume products, focusing on performance and power optimization in a collaborative environment.
Total Rewards Base pay ranges from $216,521 to $359,527, with benefits including health insurance, 401(k), onsite lunch, tuition assistance, paid time off, and performance bonuses. May include long-term incentives and relocation support.
U.S. Export Control & Trade Secrets Access to export-controlled info required; applicant must be eligible. By applying, you agree not to disclose proprietary info from previous employers.
Additional Information Please see Privacy Policy and job alerts options. Samsung values diversity and equal opportunity employment.
#J-18808-Ljbffr